

CLAIMS

What is claimed is:

- 1 1. A computer system, comprising:
2 a pipelined, simultaneous and redundantly threaded ("SRT") processor;
3 an I/O controller coupled to said processor, which in turn is coupled to at least one I/O
4 device;
5 a main system memory coupled to said processor; and
6 a cycle counter configured to count clock cycles and advances once for each cycle of the
7 processor clock;
8 wherein said SRT processor processes a set of instructions in a leading thread and also in a
9 redundant trailing thread to detect transient faults in the computer system; and
10 wherein when a read cycle count command appears in the leading thread, the processor
11 loads the current value of the cycle counter and replicates the value for the corresponding read
12 cycle count command in the trailing thread.
- 1 2. The computer system of claim 1 further comprising a cycle count queue;
2 wherein when the processor loads the current value of the cycle counter, the processor
3 stores the same value in a cycle count queue.
- 1 3. The computer system of claim 2 wherein the processor accesses the cycle count queue and
2 not the cycle counter to load cycle count values in response to read cycle count instructions in the
3 trailing thread.

42662.02/1662 37000

1 4. The computer system of claim 2 wherein the read cycle queue is a FIFO buffer.

1 5. The computer system of claim 2 wherein the cycle count entries in the cycle count queue
2 comprise a program count identifier and the cycle count value that was retrieved by the processor
3 in response to the corresponding read cycle count command in the leading thread.

1 6. The computer system of claim 4 wherein all read cycle count commands in the leading and
2 trailing threads are executed by the processor in their original, program order.

1 7. The computer system of claim 6 wherein if the cycle count queue becomes full, execution
2 of instructions in the leading thread is temporary halted to prevent more cycle count values from
3 entering the cycle count queue; and

4 wherein if the cycle count queue becomes empty, execution of instructions in the second
5 thread is temporary halted to allow more cycle count values to enter the cycle count queue.

1 8. A pipelined, simultaneous and redundantly threaded ("SRT") processor, comprising:
2 a program counter configured to assign program count identifiers to instructions in each
3 thread that are fetched by the processor;

4 a register update unit configured to store a queue of instructions prior to execution by the
5 processor;

6 floating point execution units configured to execute floating point instructions;

7 integer execution units configured to execute integer-based instructions;

8 load/store units configured to perform load and store operations to or from data locations
9 such as a data cache and data registers; and
10 a cycle counter configured to keep a running count of processor clock cycles;
11 wherein said processor is configured to detect transient faults during program execution by
12 executing instructions in at least two redundant copies of a program thread and wherein false errors
13 caused by incorrectly replicating cycle count values in the redundant program threads are avoided
14 by using the actual values from cycle count reads in a first program thread for a second program
15 thread.

1 9. The SRT processor of claim 8 wherein the processor further comprises:
2 a cycle count queue for storing the actual values fetched by read cycle count instructions in
3 the first program thread;
4 wherein the load/store units place a duplicate copy of the cycle count value in the cycle
5 count queue after fetching the cycle count value from the cycle counter.

1 10. The SRT processor of claim 9 wherein the load/store units access the cycle count queue
2 and not the cycle counter to fetch cycle count values in response to read cycle count instructions in
3 the second program thread.

1 11. The SRT processor of claim 10 wherein the SRT processor is an out-of-order processor
2 capable of executing instructions in the most efficient order, but wherein read cycle count
3 instructions are executed in the same order in both the first and second program threads.

1 12. The SRT processor of claim 11 wherein the cycle count queue is a FIFO buffer and data is
2 transmitted to and from the buffer using an error correction technique.

1 13. The SRT processor of claim 12 wherein the individual cycle count values stored in the
2 cycle count queue comprise:

3 a cycle count value that was returned by the corresponding read cycle count instruction in
4 the leading thread.

1 14. The SRT processor of claim 12 wherein if the cycle count queue becomes full, the first
2 thread is stalled to prevent more cycle count values from entering the cycle count queue; and

3 wherein if the cycle count queue becomes empty, the second thread is stalled to allow cycle
4 count values to enter the cycle count queue.

1 15. The SRT processor of claim 11 wherein the register update unit is capable of managing
2 program order for the read cycle count instructions by establishing a dependence with instructions
3 before and after the read cycle count instructions.

1 16. A method of replicating cycle counter values in an SRT processor which can fetch and
2 execute a set of instructions in two separate threads so that each thread includes substantially the
3 same instructions as the other thread, one of said threads being a leading thread and the other of
4 said threads being a trailing thread, the method comprising:

5 probing the cycle counter to fetch the current value of the cycle counter when the leading
6 thread requests the cycle count;

7 storing the current value in a cycle counter queue;
8 probing the cycle counter queue for the cycle count value for corresponding cycle count
9 requests in the trailing thread.

1 17. The method of claim 16 further comprising:
2 executing the cycle count requests in the leading and trailing threads in program order.

1 18. The method of claim 17 wherein the entries in the cycle count queue comprise a program
2 count identifier and the cycle count value.

1 19. The method of claim 18 further comprising implementing a FIFO buffer as the cycle count
2 queue.

1 20. The method of claim 19 wherein:
2 if the buffer becomes full, the leading thread is stalled to prevent more cycle counts from
3 entering the buffer; and
4 wherein if the buffer becomes empty, the trailing thread is stalled to allow more cycle
5 counts to enter the buffer.

1 21. The method of claim 18 further comprising:
2 transmitting data to and from the cycle count queue using an error correction technique.

1 22. A method of replicating cycle counter values in an SRT processor which can fetch and
2 execute a set of instructions in two separate threads so that each thread includes substantially the
3 same instructions as the other thread, one of said threads being a leading thread and the other of
4 said threads being a trailing thread, the method comprising:

5 stalling execution of the leading thread when a read cycle count ("RCC") command is
6 encountered in the leading thread;

7 executing instructions in the trailing thread until the corresponding RCC command is
8 encountered in the leading thread; and

9 fetching a single copy of the cycle count value from the cycle counter and distributing said
10 value to both threads.

1 23. The method of claim 22 further comprising:

2 maintaining a predetermined slack between execution of the leading and trailing threads
3 during normal operation;

4 temporarily permitting the reduction of the predetermined slack to allow synchronization of
5 the threads; and

6 resuming the predetermined slack after the RCC command is executed.